Verilog coding style

Recently I was asked by some HDL beginners about a coding style for Verilog. This was the first time I actually had to think about my reasons for certain style choices from the point of view of beginners, usually I only discuss coding style with other experienced HDL coders. The exercise produced some interesting results.

https://github.com/jeras/verilog_coding_style